If the pretend phase and the setup phase are started within the same wall clock second, the log output from the pretend phase gets truncated and overwritten by the setup phase.