Go to:
Gentoo Home
Documentation
Forums
Lists
Bugs
Planet
Store
Wiki
Get Gentoo!
Gentoo's Bugzilla – Attachment 880254 Details for
Bug 920554
sci-libs/rocBLAS-5.7.1-r1: TypeError: buildSourceCodeObjectFile() missing 2 required positional arguments: 'outputPath' and 'kernelFile'
Home
|
New
–
[Ex]
|
Browse
|
Search
|
Privacy Policy
|
[?]
|
Reports
|
Requests
|
Help
|
New Account
|
Log In
[x]
|
Forgot Password
Login:
[x]
build.log
build.log (text/plain), 69.65 KB, created by
Stefano
on 2023-12-23 09:14:53 UTC
(
hide
)
Description:
build.log
Filename:
MIME Type:
Creator:
Stefano
Created:
2023-12-23 09:14:53 UTC
Size:
69.65 KB
patch
obsolete
>[32m * [39;49;00mPackage: sci-libs/rocBLAS-5.7.1-r1:0/5.7 >[32m * [39;49;00mRepository: gentoo >[32m * [39;49;00mMaintainer: sci@gentoo.org gentoo@holzke.net,xgreenlandforwyy@gmail.com >[32m * [39;49;00mUSE: abi_x86_64 amd64 amdgpu_targets_gfx1010 elibc_glibc kernel_linux >[32m * [39;49;00mFEATURES: network-sandbox preserve-libs sandbox userpriv usersandbox >>>> Unpacking source... >>>> Unpacking rocm-rocBLAS-5.7.1.tar.gz to /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work >>>> Source unpacked in /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work >>>> Preparing source in /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1 ... > [32m*[0m Source directory (CMAKE_USE_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1" > [32m*[0m Build directory (BUILD_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build" > [32m*[0m Applying rocBLAS-5.4.2-cpp_lib_filesystem.patch ... >patching file clients/common/utility.cpp >Hunk #1 succeeded at 40 with fuzz 2 (offset 2 lines). >patching file clients/include/singletons.hpp >[A[124C [34;01m[ [32;01mok[34;01m ][0m > [32m*[0m Applying rocBLAS-5.4.2-add-missing-header.patch ... >[A[124C [34;01m[ [32;01mok[34;01m ][0m > [32m*[0m Applying rocBLAS-5.4.2-link-cblas.patch ... >patching file clients/CMakeLists.txt >Hunk #1 succeeded at 131 with fuzz 2 (offset 12 lines). >[A[124C [34;01m[ [32;01mok[34;01m ][0m > [32m*[0m Applying rocBLAS-5.7.1-expand-isa-compatibility.patch ... >[A[124C [34;01m[ [32;01mok[34;01m ][0m > [32m*[0m Hardcoded definition(s) removed in deps/CMakeLists.txt: > [32m*[0m set( CMAKE_BUILD_TYPE Release CACHE STRING "Choose the type of build, optio > [32m*[0m Hardcoded definition(s) removed in clients/CMakeLists.txt: > [32m*[0m set( CMAKE_BUILD_TYPE Release CACHE STRING "Choose the type of build, optio > [32m*[0m Hardcoded definition(s) removed in CMakeLists.txt: > [32m*[0m set( CMAKE_BUILD_TYPE Release CACHE STRING "Choose the type of build, optio > [32m*[0m SET( CMAKE_INSTALL_PREFIX "C:/hipSDK" CACHE PATH "Install path" FORCE ) >>>> Source prepared. >>>> Configuring source in /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1 ... > [32m*[0m Source directory (CMAKE_USE_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1" > [32m*[0m Build directory (BUILD_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build" >cmake -C /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/gentoo_common_config.cmake -G Ninja -DCMAKE_INSTALL_PREFIX=/usr -DCMAKE_SKIP_RPATH=On -DBUILD_FILE_REORG_BACKWARD_COMPATIBILITY=OFF -DROCM_SYMLINK_LIBS=OFF -DAMDGPU_TARGETS=gfx1010; -DTensile_LOGIC=asm_full -DTensile_COMPILER=hipcc -DTensile_LIBRARY_FORMAT=msgpack -DTensile_CODE_OBJECT_VERSION=default -DTensile_ROOT=/usr/share/Tensile -DBUILD_WITH_TENSILE=ON -DCMAKE_INSTALL_INCLUDEDIR=include/rocblas -DBUILD_CLIENTS_SAMPLES=OFF -DBUILD_CLIENTS_TESTS=OFF -DBUILD_CLIENTS_BENCHMARKS=OFF -DTensile_CPU_THREADS=1 -DBUILD_WITH_PIP=OFF -DCMAKE_BUILD_TYPE=RelWithDebInfo -DCMAKE_TOOLCHAIN_FILE=/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/gentoo_toolchain.cmake /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1 >loading initial cache file /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/gentoo_common_config.cmake >-- The CXX compiler identification is Clang 17.0.6 >-- Detecting CXX compiler ABI info >-- Detecting CXX compiler ABI info - done >-- Check for working CXX compiler: /usr/bin/hipcc - skipped >-- Detecting CXX compile features >-- Detecting CXX compile features - done >-- Use hip-clang to build for amdgpu backend >-- Performing Test CMAKE_HAVE_LIBC_PTHREAD >-- Performing Test CMAKE_HAVE_LIBC_PTHREAD - Success >-- Found Threads: TRUE >-- Found Python3: /usr/bin/python3 (found version "3.11.7") found components: Interpreter >-- OS detected is gentoo >-- Performing Test COMPILER_HAS_TARGET_ID_gfx1010 >-- Performing Test COMPILER_HAS_TARGET_ID_gfx1010 - Success >-- The C compiler identification is GNU 13.2.1 >-- Detecting C compiler ABI info >-- Detecting C compiler ABI info - done >-- Check for working C compiler: /usr/bin/x86_64-pc-linux-gnu-gcc - skipped >-- Detecting C compile features >-- Detecting C compile features - done >[0mCMake Deprecation Warning at /usr/lib64/cmake/hip/hip-config.cmake:20 (cmake_minimum_required): > Compatibility with CMake < 3.5 will be removed from a future version of > CMake. > > Update the VERSION argument <min> value or use a ...<max> suffix to tell > CMake that the project does not need compatibility with older versions. >Call Stack (most recent call first): > /usr/share/Tensile/Source/CMakeLists.txt:64 (find_package) > >[0m >[0mCMake Deprecation Warning at /usr/lib64/cmake/hip/hip-config-amd.cmake:21 (cmake_minimum_required): > Compatibility with CMake < 3.5 will be removed from a future version of > CMake. > > Update the VERSION argument <min> value or use a ...<max> suffix to tell > CMake that the project does not need compatibility with older versions. >Call Stack (most recent call first): > /usr/lib64/cmake/hip/hip-config.cmake:160 (include) > /usr/share/Tensile/Source/CMakeLists.txt:64 (find_package) > >[0m >-- hip::amdhip64 is SHARED_LIBRARY >-- Performing Test HIP_CLANG_SUPPORTS_PARALLEL_JOBS >-- Performing Test HIP_CLANG_SUPPORTS_PARALLEL_JOBS - Failed >-- Found Boost: /usr/lib64/cmake/Boost-1.82.0/BoostConfig.cmake (found version "1.82.0") >[0mCMake Deprecation Warning at /usr/lib64/cmake/hip/hip-config.cmake:20 (cmake_minimum_required): > Compatibility with CMake < 3.5 will be removed from a future version of > CMake. > > Update the VERSION argument <min> value or use a ...<max> suffix to tell > CMake that the project does not need compatibility with older versions. >Call Stack (most recent call first): > CMakeLists.txt:175 (find_package) > >[0m >[0mCMake Deprecation Warning at /usr/lib64/cmake/hip/hip-config-amd.cmake:21 (cmake_minimum_required): > Compatibility with CMake < 3.5 will be removed from a future version of > CMake. > > Update the VERSION argument <min> value or use a ...<max> suffix to tell > CMake that the project does not need compatibility with older versions. >Call Stack (most recent call first): > /usr/lib64/cmake/hip/hip-config.cmake:160 (include) > CMakeLists.txt:175 (find_package) > >[0m >-- hip::amdhip64 is SHARED_LIBRARY >-- Using AMDGPU_TARGETS: gfx1010 >-- Tensile script: TensileCreateLibrary >-- Tensile_CREATE_COMMAND: TensileCreateLibrary;--merge-files;--separate-architectures;--lazy-library-loading;--no-short-file-names;--no-library-print-debug;--code-object-version=default;--cxx-compiler=hipcc;--jobs=1;--library-format=msgpack;--architecture=gfx1010;/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full;/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile;HIP >-- Tensile_MANIFEST_FILE_PATH: /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile/library/TensileManifest.txt >'TensileCreateLibrary' '--merge-files' '--separate-architectures' '--lazy-library-loading' '--no-short-file-names' '--no-library-print-debug' '--code-object-version=default' '--cxx-compiler=hipcc' '--jobs=1' '--library-format=msgpack' '--architecture=gfx1010' '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full' '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile' 'HIP' '--generate-manifest-and-exit' > >################################################################################ ># Tensile Create Library ># Detected local GPU with ISA: gfx1010 ># Found hipcc version 5.7.31921- > cap gfx000 gfx803 gfx900 gfx906 gfx908 gfx90a gfx940 gfx941 gfx942 gfx1010 gfx1011 gfx1012 gfx1030 gfx1031 gfx1100 gfx1101 gfx1102 > HasMFMA_bf16_1k 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasMFMA_i8_908 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_i8_940 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > HasAddLshl 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasAtomicAdd 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 > HasDirectToLdsDest 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > HasDirectToLdsNoDest 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 > HasExplicitCO 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasExplicitNC 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > HasGLCModifier 0 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 > HasLshlOr 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 > HasSMulHi 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasWMMA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 > MaxLgkmcnt 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > MaxVmcnt 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > SupportedISA 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > SupportedSource 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA_b8 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > v_dot2_f32_f16 0 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 > v_dot2c_f32_f16 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 > v_fma_f16 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fmac_f16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_mac_f16 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > v_pk_fma_f16 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_pk_fmac_f16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_fma_f32 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fma_mix_f32 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fmac_f32 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_mac_f32 0 1 1 1 1 1 0 0 0 1 1 1 0 0 0 0 0 > v_mad_mix_f32 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_f64 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > v_fma_f64 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA_f8 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > VOP3v_dot4_i32_i8 0 0 0 1 1 1 1 1 1 0 1 1 1 1 0 0 0 > v_dot4_i32_i8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_dot4c_i32_i8 0 0 0 0 1 1 1 1 1 0 1 1 1 1 0 0 0 >HasMFMA_bf16_original 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_vgpr 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasMFMA_xf32 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > ArchAccUnifiedRegs 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > CMPXWritesSGPR 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > CrosslaneWait 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > ForceStoreSC1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 > HasAccCD 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasEccHalf 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > HasWave32 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > InstRename 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 > SeparateVscnt 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > VgprBank 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > Waitcnt0Disabled 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 ># CodeObjectVersion from TensileCreateLibrary: default ># CxxCompiler from TensileCreateLibrary: hipcc ># Architecture from TensileCreateLibrary: gfx1010 ># LibraryFormat from TensileCreateLibrary: msgpack ># LibraryLogicFiles: ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_ZB.yaml > Reading logic files: 0%| | 0/108 [00:00<?, ?it/s] Reading logic files: 1%| | 1/108 [00:00<00:17, 6.17it/s] Reading logic files: 2%|â | 2/108 [00:00<00:15, 6.65it/s] Reading logic files: 3%|â | 3/108 [00:00<00:14, 7.23it/s] Reading logic files: 4%|â | 4/108 [00:00<00:14, 7.14it/s] Reading logic files: 6%|â | 6/108 [00:00<00:09, 10.82it/s] Reading logic files: 7%|â | 8/108 [00:00<00:09, 10.65it/s] Reading logic files: 10%|â | 11/108 [00:01<00:06, 13.99it/s] Reading logic files: 12%|ââ | 13/108 [00:01<00:07, 12.06it/s] Reading logic files: 14%|ââ | 15/108 [00:01<00:10, 9.00it/s] Reading logic files: 18%|ââ | 19/108 [00:01<00:06, 13.98it/s] Reading logic files: 19%|ââ | 21/108 [00:02<00:08, 10.01it/s] Reading logic files: 21%|âââ | 23/108 [00:02<00:11, 7.51it/s] Reading logic files: 23%|âââ | 25/108 [00:02<00:10, 8.16it/s] Reading logic files: 25%|âââ | 27/108 [00:03<00:10, 7.44it/s] Reading logic files: 26%|âââ | 28/108 [00:03<00:12, 6.56it/s] Reading logic files: 28%|âââ | 30/108 [00:03<00:10, 7.13it/s] Reading logic files: 30%|âââ | 32/108 [00:03<00:09, 8.15it/s] Reading logic files: 32%|ââââ | 35/108 [00:03<00:06, 11.33it/s] Reading logic files: 34%|ââââ | 37/108 [00:04<00:07, 9.64it/s] Reading logic files: 36%|ââââ | 39/108 [00:04<00:06, 10.16it/s] Reading logic files: 38%|ââââ | 41/108 [00:04<00:06, 9.90it/s] Reading logic files: 41%|ââââ | 44/108 [00:04<00:05, 11.44it/s] Reading logic files: 43%|âââââ | 46/108 [00:04<00:05, 10.82it/s] Reading logic files: 44%|âââââ | 48/108 [00:05<00:05, 11.07it/s] Reading logic files: 48%|âââââ | 52/108 [00:05<00:03, 14.69it/s] Reading logic files: 50%|âââââ | 54/108 [00:05<00:04, 10.94it/s] Reading logic files: 52%|ââââââ | 56/108 [00:05<00:04, 10.45it/s] Reading logic files: 54%|ââââââ | 58/108 [00:05<00:04, 10.76it/s] Reading logic files: 56%|ââââââ | 60/108 [00:06<00:05, 9.50it/s] Reading logic files: 59%|ââââââ | 64/108 [00:06<00:03, 13.39it/s] Reading logic files: 61%|ââââââ | 66/108 [00:06<00:04, 9.21it/s] Reading logic files: 64%|âââââââ | 69/108 [00:06<00:03, 10.90it/s] Reading logic files: 66%|âââââââ | 71/108 [00:07<00:03, 11.30it/s] Reading logic files: 68%|âââââââ | 73/108 [00:07<00:04, 8.29it/s] Reading logic files: 69%|âââââââ | 75/108 [00:07<00:04, 7.61it/s] Reading logic files: 70%|âââââââ | 76/108 [00:08<00:04, 6.80it/s] Reading logic files: 73%|ââââââââ | 79/108 [00:08<00:03, 9.60it/s] Reading logic files: 75%|ââââââââ | 81/108 [00:08<00:02, 10.45it/s] Reading logic files: 79%|ââââââââ | 85/108 [00:08<00:01, 15.37it/s] Reading logic files: 81%|âââââââââ | 88/108 [00:08<00:01, 15.84it/s] Reading logic files: 83%|âââââââââ | 90/108 [00:09<00:01, 9.64it/s] Reading logic files: 86%|âââââââââ | 93/108 [00:09<00:01, 11.09it/s] Reading logic files: 88%|âââââââââ | 95/108 [00:09<00:01, 10.50it/s] Reading logic files: 90%|âââââââââ | 97/108 [00:09<00:01, 10.47it/s] Reading logic files: 92%|ââââââââââ| 99/108 [00:09<00:00, 9.89it/s] Reading logic files: 94%|ââââââââââ| 101/108 [00:10<00:00, 10.06it/s] Reading logic files: 96%|ââââââââââ| 104/108 [00:10<00:00, 9.35it/s] Reading logic files: 99%|ââââââââââ| 107/108 [00:10<00:00, 10.99it/s] Reading logic files: 100%|ââââââââââ| 108/108 [00:10<00:00, 10.11it/s] > Processing logic data: 0%| | 0/108 [00:00<?, ?it/s] Processing logic data: 25%|âââ | 27/108 [00:00<00:00, 259.63it/s] Processing logic data: 49%|âââââ | 53/108 [00:00<00:00, 194.73it/s] Processing logic data: 75%|ââââââââ | 81/108 [00:00<00:00, 226.44it/s] Processing logic data: 100%|ââââââââââ| 108/108 [00:00<00:00, 240.87it/s] >-- *** NOTE: blas2/rocblas_ger_kernels.cpp is compiled with the verbose flag -v for QC purposes. >-- Performing Test COMPILER_HAS_HIDDEN_VISIBILITY >-- Performing Test COMPILER_HAS_HIDDEN_VISIBILITY - Success >-- Performing Test COMPILER_HAS_HIDDEN_INLINE_VISIBILITY >-- Performing Test COMPILER_HAS_HIDDEN_INLINE_VISIBILITY - Success >-- Performing Test COMPILER_HAS_DEPRECATED_ATTR >-- Performing Test COMPILER_HAS_DEPRECATED_ATTR - Success >-- Found Doxygen: /usr/bin/doxygen (found version "1.9.8") found components: doxygen dot >-- <<< Gentoo configuration >>> >Build type RelWithDebInfo >Install path /usr >Compiler flags: >C -march=znver2 -O2 -pipe >C++ -march=znver2 -O2 -pipe -D__HIP_HCC_COMPAT_MODE__=1 >Linker flags: >Executable -Wl,-O1 -Wl,--as-needed >Module -Wl,-O1 -Wl,--as-needed >Shared -Wl,-O1 -Wl,--as-needed > >-- Configuring done (65.4s) >-- Generating done (0.0s) >-- Build files have been written to: /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build >>>> Source configured. >>>> Compiling source in /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1 ... > [32m*[0m Source directory (CMAKE_USE_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1" > [32m*[0m Build directory (BUILD_DIR): "/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build" >ninja -v -j1 -l0 >[0/2] /usr/bin/cmake -P /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/CMakeFiles/VerifyGlobs.cmake >[0/258] cd /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/library/src && TensileCreateLibrary --merge-files --separate-architectures --lazy-library-loading --no-short-file-names --no-library-print-debug --code-object-version=default --cxx-compiler=hipcc --jobs=1 --library-format=msgpack --architecture=gfx1010 /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile HIP > >################################################################################ ># Tensile Create Library ># Detected local GPU with ISA: gfx1010 ># Found hipcc version 5.7.31921- > cap gfx000 gfx803 gfx900 gfx906 gfx908 gfx90a gfx940 gfx941 gfx942 gfx1010 gfx1011 gfx1012 gfx1030 gfx1031 gfx1100 gfx1101 gfx1102 > HasMFMA_bf16_1k 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasMFMA_i8_908 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_i8_940 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > HasAddLshl 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasAtomicAdd 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 > HasDirectToLdsDest 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > HasDirectToLdsNoDest 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 > HasExplicitCO 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasExplicitNC 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > HasGLCModifier 0 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 > HasLshlOr 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 > HasSMulHi 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasWMMA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 > MaxLgkmcnt 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > MaxVmcnt 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > SupportedISA 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > SupportedSource 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA_b8 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > v_dot2_f32_f16 0 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 > v_dot2c_f32_f16 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 > v_fma_f16 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fmac_f16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_mac_f16 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > v_pk_fma_f16 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_pk_fmac_f16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_fma_f32 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fma_mix_f32 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_fmac_f32 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > v_mac_f32 0 1 1 1 1 1 0 0 0 1 1 1 0 0 0 0 0 > v_mad_mix_f32 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_f64 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > v_fma_f64 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 > HasMFMA_f8 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > VOP3v_dot4_i32_i8 0 0 0 1 1 1 1 1 1 0 1 1 1 1 0 0 0 > v_dot4_i32_i8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 > v_dot4c_i32_i8 0 0 0 0 1 1 1 1 1 0 1 1 1 1 0 0 0 >HasMFMA_bf16_original 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 > HasMFMA_vgpr 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasMFMA_xf32 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > ArchAccUnifiedRegs 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > CMPXWritesSGPR 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > CrosslaneWait 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 > ForceStoreSC1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 > HasAccCD 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 > HasEccHalf 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 > HasWave32 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > InstRename 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 > SeparateVscnt 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > VgprBank 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 > Waitcnt0Disabled 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 ># CodeObjectVersion from TensileCreateLibrary: default ># CxxCompiler from TensileCreateLibrary: hipcc ># Architecture from TensileCreateLibrary: gfx1010 ># LibraryFormat from TensileCreateLibrary: msgpack ># LibraryLogicFiles: ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_4xi8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BBS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_I8II_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_BSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_4xi8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_DB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_ZB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_I8II_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_SB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_CB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_BSS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_SB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bljk_DB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_BBS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bljk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_HHS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bljk_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_ZB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Ailk_Bjlk_HHS_BH_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_BjlkC_CB_GB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HB.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_Alik_Bjlk_HSS_BH.yaml ># /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full/hip/hip_Cijk_AlikC_Bjlk_ZB.yaml > Reading logic files: 0% 0/108 [00:00<?, ?it/s] Reading logic files: 1% 1/108 [00:00<00:17, 6.11it/s] Reading logic files: 2% 2/108 [00:00<00:16, 6.53it/s] Reading logic files: 3% 3/108 [00:00<00:14, 7.09it/s] Reading logic files: 4% 4/108 [00:00<00:14, 7.02it/s] Reading logic files: 6% 6/108 [00:00<00:09, 10.64it/s] Reading logic files: 7% 8/108 [00:00<00:09, 10.51it/s] Reading logic files: 10% 11/108 [00:01<00:07, 13.85it/s] Reading logic files: 12% 13/108 [00:01<00:08, 11.87it/s] Reading logic files: 14% 15/108 [00:01<00:10, 8.85it/s] Reading logic files: 18% 19/108 [00:01<00:06, 13.73it/s] Reading logic files: 19% 21/108 [00:02<00:08, 9.84it/s] Reading logic files: 21% 23/108 [00:02<00:11, 7.37it/s] Reading logic files: 23% 25/108 [00:02<00:10, 8.03it/s] Reading logic files: 25% 27/108 [00:03<00:11, 7.31it/s] Reading logic files: 26% 28/108 [00:03<00:12, 6.44it/s] Reading logic files: 28% 30/108 [00:03<00:11, 7.00it/s] Reading logic files: 30% 32/108 [00:03<00:09, 7.99it/s] Reading logic files: 32% 35/108 [00:03<00:06, 11.10it/s] Reading logic files: 34% 37/108 [00:04<00:07, 9.41it/s] Reading logic files: 36% 39/108 [00:04<00:06, 9.92it/s] Reading logic files: 38% 41/108 [00:04<00:06, 9.73it/s] Reading logic files: 41% 44/108 [00:04<00:05, 11.21it/s] Reading logic files: 43% 46/108 [00:04<00:05, 10.59it/s] Reading logic files: 44% 48/108 [00:05<00:05, 10.84it/s] Reading logic files: 48% 52/108 [00:05<00:03, 14.40it/s] Reading logic files: 50% 54/108 [00:05<00:05, 10.79it/s] Reading logic files: 52% 56/108 [00:05<00:05, 10.30it/s] Reading logic files: 54% 58/108 [00:06<00:04, 10.58it/s] Reading logic files: 56% 60/108 [00:06<00:05, 9.38it/s] Reading logic files: 59% 64/108 [00:06<00:03, 13.21it/s] Reading logic files: 61% 66/108 [00:06<00:04, 9.05it/s] Reading logic files: 64% 69/108 [00:07<00:03, 10.72it/s] Reading logic files: 66% 71/108 [00:07<00:03, 11.17it/s] Reading logic files: 68% 73/108 [00:07<00:04, 8.17it/s] Reading logic files: 69% 75/108 [00:07<00:04, 7.55it/s] Reading logic files: 70% 76/108 [00:08<00:04, 6.74it/s] Reading logic files: 72% 78/108 [00:08<00:03, 8.50it/s] Reading logic files: 74% 80/108 [00:08<00:02, 9.53it/s] Reading logic files: 78% 84/108 [00:08<00:01, 14.57it/s] Reading logic files: 80% 86/108 [00:08<00:01, 14.14it/s] Reading logic files: 82% 89/108 [00:09<00:01, 10.87it/s] Reading logic files: 84% 91/108 [00:09<00:01, 11.14it/s] Reading logic files: 86% 93/108 [00:09<00:01, 11.30it/s] Reading logic files: 88% 95/108 [00:09<00:01, 10.46it/s] Reading logic files: 90% 97/108 [00:09<00:01, 10.40it/s] Reading logic files: 92% 99/108 [00:10<00:00, 9.73it/s] Reading logic files: 94% 101/108 [00:10<00:00, 9.90it/s] Reading logic files: 96% 104/108 [00:10<00:00, 9.04it/s] Reading logic files: 99% 107/108 [00:10<00:00, 10.70it/s] Reading logic files: 100% 108/108 [00:10<00:00, 9.92it/s] > Processing logic data: 0% 0/108 [00:00<?, ?it/s] Processing logic data: 25% 27/108 [00:00<00:00, 254.13it/s] Processing logic data: 51% 55/108 [00:00<00:00, 194.71it/s] Processing logic data: 80% 86/108 [00:00<00:00, 233.49it/s] Processing logic data: 100% 108/108 [00:00<00:00, 237.39it/s] ># Writing Custom CMake ># Writing Kernels... > Generating kernels: 0it [00:00, ?it/s] Generating kernels: 0it [00:00, ?it/s] > 0it [00:00, ?it/s] 0it [00:00, ?it/s] > Compiling source kernels: 0it [00:00, ?it/s] Compiling source kernels: 0it [00:00, ?it/s] >Traceback (most recent call last): > File "/usr/lib/python-exec/python3.11/TensileCreateLibrary", line 8, in <module> > sys.exit(TensileCreateLibrary()) > ^^^^^^^^^^^^^^^^^^^^^^ > File "/usr/lib/python3.11/site-packages/Tensile/TensileCreateLibrary.py", line 1355, in TensileCreateLibrary > codeObjectFiles = writeSolutionsAndKernels(outputPath, CxxCompiler, None, solutions, > ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ > File "/usr/lib/python3.11/site-packages/Tensile/TensileCreateLibrary.py", line 604, in writeSolutionsAndKernels > codeObjectFiles += buildSourceCodeObjectFiles(CxxCompiler, kernelFiles, outputPath) > ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ > File "/usr/lib/python3.11/site-packages/Tensile/TensileCreateLibrary.py", line 328, in buildSourceCodeObjectFiles > coFiles = Common.ParallelMap(buildSourceCodeObjectFile, args, "Compiling source kernels") > ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ > File "/usr/lib/python3.11/site-packages/Tensile/Parallel.py", line 74, in ParallelMap > return list(map(function, Utils.tqdm(objects, message))) > ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ >TypeError: buildSourceCodeObjectFile() missing 2 required positional arguments: 'outputPath' and 'kernelFile' >[31mFAILED: [0mTensile/library/Kernels.so-000-gfx1010.hsaco /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile/library/Kernels.so-000-gfx1010.hsaco >cd /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/library/src && TensileCreateLibrary --merge-files --separate-architectures --lazy-library-loading --no-short-file-names --no-library-print-debug --code-object-version=default --cxx-compiler=hipcc --jobs=1 --library-format=msgpack --architecture=gfx1010 /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1/library/src/blas3/Tensile/Logic/asm_full /var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build/Tensile HIP >ninja: build stopped: subcommand failed. > [31;01m*[0m ERROR: sci-libs/rocBLAS-5.7.1-r1::gentoo failed (compile phase): > [31;01m*[0m ninja -v -j1 -l0 failed > [31;01m*[0m > [31;01m*[0m Call stack: > [31;01m*[0m ebuild.sh, line 136: Called src_compile > [31;01m*[0m environment, line 2409: Called cmake_src_compile > [31;01m*[0m environment, line 993: Called cmake_build > [31;01m*[0m environment, line 960: Called eninja > [31;01m*[0m environment, line 1471: Called die > [31;01m*[0m The specific snippet of code: > [31;01m*[0m "$@" || die -n "${*} failed" > [31;01m*[0m > [31;01m*[0m If you need support, post the output of `emerge --info '=sci-libs/rocBLAS-5.7.1-r1::gentoo'`, > [31;01m*[0m the complete build log and the output of `emerge -pqv '=sci-libs/rocBLAS-5.7.1-r1::gentoo'`. > [31;01m*[0m The complete build log is located at '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/temp/build.log'. > [31;01m*[0m The ebuild environment file is located at '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/temp/environment'. > [31;01m*[0m Working directory: '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1_build' > [31;01m*[0m S: '/var/tmp/notmpdir/portage/sci-libs/rocBLAS-5.7.1-r1/work/rocBLAS-rocm-5.7.1'
You cannot view the attachment while viewing its details because your browser does not support IFRAMEs.
View the attachment on a separate page
.
View Attachment As Raw
Actions:
View
Attachments on
bug 920554
: 880254