|
Lines 92-107
Link Here
|
| 92 |
#define ENABLE_ASSEMBLER 0 |
92 |
#define ENABLE_ASSEMBLER 0 |
| 93 |
#endif |
93 |
#endif |
| 94 |
|
94 |
|
| 95 |
/* CPU(MIPS) - MIPS 32-bit */ |
95 |
/* CPU(MIPS) - MIPS 32-bit and 64-bit */ |
| 96 |
/* Note: Only O32 ABI is tested, so we enable it for O32 ABI for now. */ |
96 |
#if (defined(mips) || defined(__mips__) || defined(MIPS) || defined(_MIPS_) \ |
| 97 |
#if (defined(mips) || defined(__mips__) || defined(MIPS) || defined(_MIPS_)) \ |
97 |
|| defined(__mips64)) |
| 98 |
&& defined(_ABIO32) |
98 |
#if defined(__mips64) |
|
|
99 |
#define WTF_CPU_MIPS64 1 |
| 100 |
#define WTF_MIPS_ARCH __mips64 |
| 101 |
#else |
| 99 |
#define WTF_CPU_MIPS 1 |
102 |
#define WTF_CPU_MIPS 1 |
|
|
103 |
#define WTF_MIPS_ARCH __mips |
| 104 |
#endif |
| 100 |
#if defined(__MIPSEB__) |
105 |
#if defined(__MIPSEB__) |
| 101 |
#define WTF_CPU_BIG_ENDIAN 1 |
106 |
#define WTF_CPU_BIG_ENDIAN 1 |
| 102 |
#endif |
107 |
#endif |
| 103 |
#define WTF_MIPS_PIC (defined __PIC__) |
108 |
#define WTF_MIPS_PIC (defined __PIC__) |
| 104 |
#define WTF_MIPS_ARCH __mips |
|
|
| 105 |
#define WTF_MIPS_ISA(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH == v) |
109 |
#define WTF_MIPS_ISA(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH == v) |
| 106 |
#define WTF_MIPS_ISA_AT_LEAST(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH >= v) |
110 |
#define WTF_MIPS_ISA_AT_LEAST(v) (defined WTF_MIPS_ARCH && WTF_MIPS_ARCH >= v) |
| 107 |
#define WTF_MIPS_ARCH_REV __mips_isa_rev |
111 |
#define WTF_MIPS_ARCH_REV __mips_isa_rev |
|
Lines 667-672
Link Here
|
| 667 |
|| CPU(ALPHA) \ |
671 |
|| CPU(ALPHA) \ |
| 668 |
|| CPU(ARM64) \ |
672 |
|| CPU(ARM64) \ |
| 669 |
|| CPU(S390X) \ |
673 |
|| CPU(S390X) \ |
|
|
674 |
|| CPU(MIPS64) \ |
| 670 |
|| CPU(PPC64) \ |
675 |
|| CPU(PPC64) \ |
| 671 |
|| CPU(PPC64LE) |
676 |
|| CPU(PPC64LE) |
| 672 |
#define WTF_USE_JSVALUE64 1 |
677 |
#define WTF_USE_JSVALUE64 1 |