Gentoo Websites Logo
Go to: Gentoo Home Documentation Forums Lists Bugs Planet Store Wiki Get Gentoo!
View | Details | Raw Unified | Return to bug 464168 | Differences between
and this patch

Collapse All | Expand All

(-)a/gcc/doc/cppopts.texi (-1 / +1 lines)
Lines 805-811 Replacement: [ ] @{ @} # \ ^ | ~ Link Here
805
Enable special code to work around file systems which only permit very
805
Enable special code to work around file systems which only permit very
806
short file names, such as MS-DOS@.
806
short file names, such as MS-DOS@.
807
807
808
@itemx --help
808
@item --help
809
@itemx --target-help
809
@itemx --target-help
810
@opindex help
810
@opindex help
811
@opindex target-help
811
@opindex target-help
(-)a/gcc/doc/extend.texi (-4 / +4 lines)
Lines 1251-1260 The @code{__flash} qualifier will locate data in the Link Here
1251
instruction. Pointers to this address space are 16 bits wide.
1251
instruction. Pointers to this address space are 16 bits wide.
1252
1252
1253
@item __flash1
1253
@item __flash1
1254
@item __flash2
1254
@itemx __flash2
1255
@item __flash3
1255
@itemx __flash3
1256
@item __flash4
1256
@itemx __flash4
1257
@item __flash5
1257
@itemx __flash5
1258
@cindex @code{__flash1} AVR Named Address Spaces
1258
@cindex @code{__flash1} AVR Named Address Spaces
1259
@cindex @code{__flash2} AVR Named Address Spaces
1259
@cindex @code{__flash2} AVR Named Address Spaces
1260
@cindex @code{__flash3} AVR Named Address Spaces
1260
@cindex @code{__flash3} AVR Named Address Spaces
(-)a/gcc/doc/generic.texi (-2 / +2 lines)
Lines 1417-1429 generate these expressions anyhow, if it can tell that strictness does Link Here
1417
not matter.  The type of the operands and that of the result are
1417
not matter.  The type of the operands and that of the result are
1418
always of @code{BOOLEAN_TYPE} or @code{INTEGER_TYPE}.
1418
always of @code{BOOLEAN_TYPE} or @code{INTEGER_TYPE}.
1419
1419
1420
@itemx POINTER_PLUS_EXPR
1420
@item POINTER_PLUS_EXPR
1421
This node represents pointer arithmetic.  The first operand is always
1421
This node represents pointer arithmetic.  The first operand is always
1422
a pointer/reference type.  The second operand is always an unsigned
1422
a pointer/reference type.  The second operand is always an unsigned
1423
integer type compatible with sizetype.  This is the only binary
1423
integer type compatible with sizetype.  This is the only binary
1424
arithmetic operand that can operate on pointer types.
1424
arithmetic operand that can operate on pointer types.
1425
1425
1426
@itemx PLUS_EXPR
1426
@item PLUS_EXPR
1427
@itemx MINUS_EXPR
1427
@itemx MINUS_EXPR
1428
@itemx MULT_EXPR
1428
@itemx MULT_EXPR
1429
These nodes represent various binary arithmetic operations.
1429
These nodes represent various binary arithmetic operations.
(-)a/gcc/doc/invoke.texi (-19 / +19 lines)
Lines 1617-1623 GNU dialect of ISO C99. When ISO C99 is fully implemented in GCC, Link Here
1617
this will become the default.  The name @samp{gnu9x} is deprecated.
1617
this will become the default.  The name @samp{gnu9x} is deprecated.
1618
1618
1619
@item gnu11
1619
@item gnu11
1620
@item gnu1x
1620
@itemx gnu1x
1621
GNU dialect of ISO C11.  Support is incomplete and experimental.  The
1621
GNU dialect of ISO C11.  Support is incomplete and experimental.  The
1622
name @samp{gnu1x} is deprecated.
1622
name @samp{gnu1x} is deprecated.
1623
1623
Lines 5310-5316 is set by this option. Link Here
5310
For example, with @option{-fdbg-cnt=dce:10,tail_call:0},
5310
For example, with @option{-fdbg-cnt=dce:10,tail_call:0},
5311
@code{dbg_cnt(dce)} returns true only for first 10 invocations.
5311
@code{dbg_cnt(dce)} returns true only for first 10 invocations.
5312
5312
5313
@itemx -fenable-@var{kind}-@var{pass}
5313
@item -fenable-@var{kind}-@var{pass}
5314
@itemx -fdisable-@var{kind}-@var{pass}=@var{range-list}
5314
@itemx -fdisable-@var{kind}-@var{pass}=@var{range-list}
5315
@opindex fdisable-
5315
@opindex fdisable-
5316
@opindex fenable-
5316
@opindex fenable-
Lines 5464-5474 Dump after duplicating the computed gotos. Link Here
5464
@option{-fdump-rtl-ce3} enable dumping after the three
5464
@option{-fdump-rtl-ce3} enable dumping after the three
5465
if conversion passes.
5465
if conversion passes.
5466
5466
5467
@itemx -fdump-rtl-cprop_hardreg
5467
@item -fdump-rtl-cprop_hardreg
5468
@opindex fdump-rtl-cprop_hardreg
5468
@opindex fdump-rtl-cprop_hardreg
5469
Dump after hard register copy propagation.
5469
Dump after hard register copy propagation.
5470
5470
5471
@itemx -fdump-rtl-csa
5471
@item -fdump-rtl-csa
5472
@opindex fdump-rtl-csa
5472
@opindex fdump-rtl-csa
5473
Dump after combining stack adjustments.
5473
Dump after combining stack adjustments.
5474
5474
Lines 5479-5489 Dump after combining stack adjustments. Link Here
5479
@option{-fdump-rtl-cse1} and @option{-fdump-rtl-cse2} enable dumping after
5479
@option{-fdump-rtl-cse1} and @option{-fdump-rtl-cse2} enable dumping after
5480
the two common subexpression elimination passes.
5480
the two common subexpression elimination passes.
5481
5481
5482
@itemx -fdump-rtl-dce
5482
@item -fdump-rtl-dce
5483
@opindex fdump-rtl-dce
5483
@opindex fdump-rtl-dce
5484
Dump after the standalone dead code elimination passes.
5484
Dump after the standalone dead code elimination passes.
5485
5485
5486
@itemx -fdump-rtl-dbr
5486
@item -fdump-rtl-dbr
5487
@opindex fdump-rtl-dbr
5487
@opindex fdump-rtl-dbr
5488
Dump after delayed branch scheduling.
5488
Dump after delayed branch scheduling.
5489
5489
Lines 5528-5534 Dump after the initialization of the registers. Link Here
5528
@opindex fdump-rtl-initvals
5528
@opindex fdump-rtl-initvals
5529
Dump after the computation of the initial value sets.
5529
Dump after the computation of the initial value sets.
5530
5530
5531
@itemx -fdump-rtl-into_cfglayout
5531
@item -fdump-rtl-into_cfglayout
5532
@opindex fdump-rtl-into_cfglayout
5532
@opindex fdump-rtl-into_cfglayout
5533
Dump after converting to cfglayout mode.
5533
Dump after converting to cfglayout mode.
5534
5534
Lines 5558-5564 Dump after removing redundant mode switches. Link Here
5558
@opindex fdump-rtl-rnreg
5558
@opindex fdump-rtl-rnreg
5559
Dump after register renumbering.
5559
Dump after register renumbering.
5560
5560
5561
@itemx -fdump-rtl-outof_cfglayout
5561
@item -fdump-rtl-outof_cfglayout
5562
@opindex fdump-rtl-outof_cfglayout
5562
@opindex fdump-rtl-outof_cfglayout
5563
Dump after converting from cfglayout mode.
5563
Dump after converting from cfglayout mode.
5564
5564
Lines 10815-10824 integer multiply, or integer multiply-and-accumulate. Link Here
10815
The default is @option{-mfp-mode=caller}
10815
The default is @option{-mfp-mode=caller}
10816
10816
10817
@item -mnosplit-lohi
10817
@item -mnosplit-lohi
10818
@itemx -mno-postinc
10819
@itemx -mno-postmodify
10818
@opindex mnosplit-lohi
10820
@opindex mnosplit-lohi
10819
@item -mno-postinc
10820
@opindex mno-postinc
10821
@opindex mno-postinc
10821
@item -mno-postmodify
10822
@opindex mno-postmodify
10822
@opindex mno-postmodify
10823
Code generation tweaks that disable, respectively, splitting of 32-bit
10823
Code generation tweaks that disable, respectively, splitting of 32-bit
10824
loads, generation of post-increment addresses, and generation of
10824
loads, generation of post-increment addresses, and generation of
Lines 10901-10907 statically linked only. Link Here
10901
Do not assume that unaligned memory references will be handled by the system.
10901
Do not assume that unaligned memory references will be handled by the system.
10902
10902
10903
@item -momit-leaf-frame-pointer
10903
@item -momit-leaf-frame-pointer
10904
@item -mno-omit-leaf-frame-pointer
10904
@itemx -mno-omit-leaf-frame-pointer
10905
@opindex momit-leaf-frame-pointer
10905
@opindex momit-leaf-frame-pointer
10906
@opindex mno-omit-leaf-frame-pointer
10906
@opindex mno-omit-leaf-frame-pointer
10907
Omit or keep the frame pointer in leaf functions.  The former behaviour is the
10907
Omit or keep the frame pointer in leaf functions.  The former behaviour is the
Lines 11739-11745 This is the case for devices with at least 16@tie{}KiB of program Link Here
11739
memory.
11739
memory.
11740
11740
11741
@item __AVR_HAVE_EIJMP_EICALL__
11741
@item __AVR_HAVE_EIJMP_EICALL__
11742
@item __AVR_3_BYTE_PC__
11742
@itemx __AVR_3_BYTE_PC__
11743
The device has the @code{EIJMP} and @code{EICALL} instructions.
11743
The device has the @code{EIJMP} and @code{EICALL} instructions.
11744
This is the case for devices with more than 128@tie{}KiB of program memory.
11744
This is the case for devices with more than 128@tie{}KiB of program memory.
11745
This also means that the program counter
11745
This also means that the program counter
Lines 11750-11762 The program counter (PC) is 2@tie{}bytes wide. This is the case for devices Link Here
11750
with up to 128@tie{}KiB of program memory.
11750
with up to 128@tie{}KiB of program memory.
11751
11751
11752
@item __AVR_HAVE_8BIT_SP__
11752
@item __AVR_HAVE_8BIT_SP__
11753
@item __AVR_HAVE_16BIT_SP__
11753
@itemx __AVR_HAVE_16BIT_SP__
11754
The stack pointer (SP) register is treated as 8-bit respectively
11754
The stack pointer (SP) register is treated as 8-bit respectively
11755
16-bit register by the compiler.
11755
16-bit register by the compiler.
11756
The definition of these macros is affected by @code{-mtiny-stack}.
11756
The definition of these macros is affected by @code{-mtiny-stack}.
11757
11757
11758
@item __AVR_HAVE_SPH__
11758
@item __AVR_HAVE_SPH__
11759
@item __AVR_SP8__
11759
@itemx __AVR_SP8__
11760
The device has the SPH (high part of stack pointer) special function
11760
The device has the SPH (high part of stack pointer) special function
11761
register or has an 8-bit stack pointer, respectively.
11761
register or has an 8-bit stack pointer, respectively.
11762
The definition of these macros is affected by @code{-mmcu=} and
11762
The definition of these macros is affected by @code{-mmcu=} and
Lines 11764-11772 in the cases of @code{-mmcu=avr2} and @code{-mmcu=avr25} also Link Here
11764
by @code{-msp8}.
11764
by @code{-msp8}.
11765
11765
11766
@item __AVR_HAVE_RAMPD__
11766
@item __AVR_HAVE_RAMPD__
11767
@item __AVR_HAVE_RAMPX__
11767
@itemx __AVR_HAVE_RAMPX__
11768
@item __AVR_HAVE_RAMPY__
11768
@itemx __AVR_HAVE_RAMPY__
11769
@item __AVR_HAVE_RAMPZ__
11769
@itemx __AVR_HAVE_RAMPZ__
11770
The device has the @code{RAMPD}, @code{RAMPX}, @code{RAMPY},
11770
The device has the @code{RAMPD}, @code{RAMPX}, @code{RAMPY},
11771
@code{RAMPZ} special function register, respectively.
11771
@code{RAMPZ} special function register, respectively.
11772
11772
Lines 11774-11780 The device has the @code{RAMPD}, @code{RAMPX}, @code{RAMPY}, Link Here
11774
This macro reflects the @code{-mno-interrupts} command line option.
11774
This macro reflects the @code{-mno-interrupts} command line option.
11775
11775
11776
@item __AVR_ERRATA_SKIP__
11776
@item __AVR_ERRATA_SKIP__
11777
@item __AVR_ERRATA_SKIP_JMP_CALL__
11777
@itemx __AVR_ERRATA_SKIP_JMP_CALL__
11778
Some AVR devices (AT90S8515, ATmega103) must not skip 32-bit
11778
Some AVR devices (AT90S8515, ATmega103) must not skip 32-bit
11779
instructions because of a hardware erratum.  Skip instructions are
11779
instructions because of a hardware erratum.  Skip instructions are
11780
@code{SBRS}, @code{SBRC}, @code{SBIS}, @code{SBIC} and @code{CPSE}.
11780
@code{SBRS}, @code{SBRC}, @code{SBIS}, @code{SBIC} and @code{CPSE}.
Lines 18457-18463 Mark the @code{MAC} register as call-clobbered, even if Link Here
18457
@option{-mhitachi} is given.
18457
@option{-mhitachi} is given.
18458
18458
18459
@item -mieee
18459
@item -mieee
18460
@item -mno-ieee
18460
@itemx -mno-ieee
18461
@opindex mieee
18461
@opindex mieee
18462
@opindex mnoieee
18462
@opindex mnoieee
18463
Control the IEEE compliance of floating-point comparisons, which affects the
18463
Control the IEEE compliance of floating-point comparisons, which affects the
(-)a/gcc/doc/md.texi (-2 / +2 lines)
Lines 4483-4490 means of constraints requiring operands 1 and 0 to be the same location. Link Here
4483
@cindex @code{ior@var{m}3} instruction pattern
4483
@cindex @code{ior@var{m}3} instruction pattern
4484
@cindex @code{xor@var{m}3} instruction pattern
4484
@cindex @code{xor@var{m}3} instruction pattern
4485
@item @samp{ssadd@var{m}3}, @samp{usadd@var{m}3}
4485
@item @samp{ssadd@var{m}3}, @samp{usadd@var{m}3}
4486
@item @samp{sub@var{m}3}, @samp{sssub@var{m}3}, @samp{ussub@var{m}3}
4486
@itemx @samp{sub@var{m}3}, @samp{sssub@var{m}3}, @samp{ussub@var{m}3}
4487
@item @samp{mul@var{m}3}, @samp{ssmul@var{m}3}, @samp{usmul@var{m}3}
4487
@itemx @samp{mul@var{m}3}, @samp{ssmul@var{m}3}, @samp{usmul@var{m}3}
4488
@itemx @samp{div@var{m}3}, @samp{ssdiv@var{m}3}
4488
@itemx @samp{div@var{m}3}, @samp{ssdiv@var{m}3}
4489
@itemx @samp{udiv@var{m}3}, @samp{usdiv@var{m}3}
4489
@itemx @samp{udiv@var{m}3}, @samp{usdiv@var{m}3}
4490
@itemx @samp{mod@var{m}3}, @samp{umod@var{m}3}
4490
@itemx @samp{mod@var{m}3}, @samp{umod@var{m}3}
(-)a/gcc/doc/sourcebuild.texi (-1 / +1 lines)
Lines 691-697 standard rule in @file{gcc/Makefile.in} to the variable Link Here
691
@code{lang_checks}.
691
@code{lang_checks}.
692
692
693
@table @code
693
@table @code
694
@itemx all.cross
694
@item all.cross
695
@itemx start.encap
695
@itemx start.encap
696
@itemx rest.encap
696
@itemx rest.encap
697
FIXME: exactly what goes in each of these targets?
697
FIXME: exactly what goes in each of these targets?

Return to bug 464168